語系: 繁體中文

說明(常見問題)

登入

語系

英文 (2)

跳至 : 概要 | 書目資訊 | 主題

Cerny, Eduard.

概要

作品:	9 作品在 2 項出版品 1 種語言

書目資訊

SVA[electronic resource] :The Power of Assertions in SystemVerilog / by: Cerny, Eduard.; SpringerLink (Online service) (書目-語言資料,印刷品)

The power of assertions in SystemVerilog[electronic resource] / by: Cerny, Eduard.; SpringerLink (Online service) (書目-語言資料,印刷品)

主題

Verilog (Computer hardware description language) SystemVerilog (Computer hardware description language) Processor Architectures. Circuits and Systems. Engineering. Electrical Engineering. Integrated circuits Electronic Circuits and Devices.

變更密碼

登入