大葉大學圖書館 |

登入

回首頁

Time-predictable architectures[elect...

Rochange, Christine.

Time-predictable architectures[electronic resource] /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
杜威分類號:	004.33
書名/作者:	Time-predictable architectures/ Christine Rochange, Sascha Uhrig, Pascal Sainrat.
作者:	Rochange, Christine.
其他作者:	Uhrig, Sascha.
出版者:	London, UK : : ISTE, Ltd. ;, 2014.
面頁冊數:	1 online resource.
標題:	Real-time data processing.
標題:	Computer architecture.
ISBN:	9781118790229 (electronic bk.)
ISBN:	1118790227 (electronic bk.)
ISBN:	9781118790137 (electronic bk.)
書目註:	Includes bibliographical references and index.
內容註:	Real-Time Systems and Time Predictability / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Timing Analysis of Real-Time Systems / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Current Processor Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Memory Hierarchy / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Multicores / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Example Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat.
電子資源:	http://onlinelibrary.wiley.com/book/10.1002/9781118790229

Time-predictable architectures[electronic resource] /
Rochange, Christine.

Time-predictable architectures[electronic resource] /Christine Rochange, Sascha Uhrig, Pascal Sainrat. - London, UK :ISTE, Ltd. ;2014. - 1 online resource. - Focus series. - Focus series..

Includes bibliographical references and index.

Real-Time Systems and Time Predictability / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Timing Analysis of Real-Time Systems / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Current Processor Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Memory Hierarchy / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Multicores / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Example Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat.

ISBN: 9781118790229 (electronic bk.)

Standard No.: 10.1002/9781118790229doiSubjects--Topical Terms:

403442
Real-time data processing.

LC Class. No.: QA76.54

Dewey Class. No.: 004.33

Time-predictable architectures[electronic resource] /
LDR:01449cam a2200289Ki 4500 001 437034
003 OCoLC
006 m o d
007 cr |||||||||||
008 160125s2014 enk ob 001 0 eng d
020 $a 9781118790229 (electronic bk.)
020 $a 1118790227 (electronic bk.)
020 $a 9781118790137 (electronic bk.)
020 $z 9781848215931
024 7 $a 10.1002/9781118790229 $2 doi
035 $a (OCoLC)870263361
035 $a ocn870263361
040 $a DG1 $b eng $c DG1 $d YDXCP
050 4 $a QA76.54
082 0 4 $a 004.33 $2 23
100 1 $a Rochange, Christine. $3 622986
245 1 0 $a Time-predictable architectures $h [electronic resource] / $c Christine Rochange, Sascha Uhrig, Pascal Sainrat.
260 $a London, UK : $b ISTE, Ltd. ; $a Hoboken, NJ : $b John Wiley & Sons, Inc., $c 2014.
300 $a 1 online resource.
490 1 $a Focus series
504 $a Includes bibliographical references and index.
505 0 $a Real-Time Systems and Time Predictability / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Timing Analysis of Real-Time Systems / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Current Processor Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Memory Hierarchy / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Multicores / Christine Rochange, Sascha Uhrig, Pascal Sainrat -- Example Architectures / Christine Rochange, Sascha Uhrig, Pascal Sainrat.
588 $a Description based on print version record.
650 0 $a Real-time data processing. $3 403442
650 0 $a Computer architecture. $3 172048
700 1 $a Uhrig, Sascha. $3 622987
700 1 $a Sainrat, Pascal. $3 622988
830 0 $a Focus series. $3 622989
856 4 0 $u http://onlinelibrary.wiley.com/book/10.1002/9781118790229

筆 0 讀者評論

多媒體

多媒體檔案
http://onlinelibrary.wiley.com/book/10.1002/9781118790229

評論

新增評論分享你的心得

Export

取書館別