Debug automation from pre-silicon to...
Dehbashi, Mehdi.

 

  • Debug automation from pre-silicon to post-silicon[electronic resource] /
  • レコード種別: 言語・文字資料 (印刷物) : 単行資料
    [NT 15000414] null: 621.395
    タイトル / 著者: Debug automation from pre-silicon to post-silicon/ by Mehdi Dehbashi, Gorschwin Fey.
    著者: Dehbashi, Mehdi.
    その他の著者: Fey, Gorschwin.
    出版された: Cham : : Springer International Publishing :, 2015.
    記述: xiv, 171 p. : : ill. (some col.), digital ;; 24 cm.
    含まれています: Springer eBooks
    主題: Integrated circuits - Very large scale integration
    主題: Integrated circuits - Very large scale integration
    主題: Engineering.
    主題: Circuits and Systems.
    主題: Processor Architectures.
    主題: Electronic Circuits and Devices.
    国際標準図書番号 (ISBN) : 9783319093093 (electronic bk.)
    国際標準図書番号 (ISBN) : 9783319093086 (paper)
    [NT 15000228] null: Introduction -- Preliminaries -- Part I Debug of Design Bugs -- Automated Debugging for Logic Bugs -- Automated Debugging from Pre-Silicon to Post-Silicon -- Automated Debugging for Synchronization Bugs -- Part II Debug of Delay Faults -- Analyzing Timing Variations -- Automated Debugging for Timing Variations -- Efficient Automated Speedpath Debugging -- Part III Debug of Transactions -- Online Debug for NoC-Based Multiprocessor SoCs -- Summary and Outlook.
    [NT 15000229] null: This book describes automated debugging approaches for the bugs and the faults which appear in different abstraction levels of a hardware system. The authors employ a transaction-based debug approach to systems at the transaction-level, asserting the correct relation of transactions. The automated debug approach for design bugs finds the potential fault candidates at RTL and gate-level of a circuit. Debug techniques for logic bugs and synchronization bugs are demonstrated, enabling readers to localize the most difficult bugs. Debug automation for electrical faults (delay faults)finds the potentially failing speedpaths in a circuit at gate-level. The various debug approaches described achieve high diagnosis accuracy and reduce the debugging time, shortening the IC development cycle and increasing the productivity of designers. Describes a unified framework for debug automation used at both pre-silicon and post-silicon stages; Provides approaches for debug automation of a hardware system at different levels of abstraction, i.e., chip, gate-level, RTL and transaction level; Includes techniques for debug automation of design bugs and electrical faults, as well as an infrastructure to debug NoC-based multiprocessor SoCs.
    電子資源: http://dx.doi.org/10.1007/978-3-319-09309-3
マルチメディア (複合媒体資料)
マルチメディアファイル
http://dx.doi.org/10.1007/978-3-319-09309-3
論評
Export
受取館
 
 
パスワードを変更する
ログイン