High performance integer arithmetic ...
Chakraborty, Rajat Subhra.

 

  • High performance integer arithmetic circuit design on FPGA[electronic resource] :architecture, implementation and design automation /
  • 紀錄類型: 書目-語言資料,印刷品 : Monograph/item
    杜威分類號: 621.395
    書名/作者: High performance integer arithmetic circuit design on FPGA : architecture, implementation and design automation // by Ayan Palchaudhuri, Rajat Subhra Chakraborty.
    作者: Palchaudhuri, Ayan.
    其他作者: Chakraborty, Rajat Subhra.
    出版者: New Delhi : : Springer India :, 2016.
    面頁冊數: xvii, 114 p. : : ill., digital ;; 24 cm.
    Contained By: Springer eBooks
    標題: Field programmable gate arrays - Computer-aided design.
    標題: Engineering.
    標題: Circuits and Systems.
    標題: Electronics and Microelectronics, Instrumentation.
    標題: Logic Design.
    ISBN: 9788132225201
    ISBN: 9788132225195
    內容註: Introduction -- Architecture of Target FPGA Platform -- A Fabric Component based Design Approach for High Performance Integer Arithmetic Circuits -- Architecture of Data path Circuits -- Architecture of Control path Circuits -- Compact FPGA Implementation of Linear Cellular Automata -- Design Automation and Case Studies -- Conclusions and Future Work.
    摘要、提要註: This book describes the optimized implementations of several arithmetic datapath, controlpath and pseudorandom sequence generator circuits for realization of high performance arithmetic circuits targeted towards a specific family of the high-end Field Programmable Gate Arrays (FPGAs) It explores regular, modular, cascadable, and bit-sliced architectures of these circuits, by directly instantiating the target FPGA-specific primitives in the HDL. Every proposed architecture is justified with detailed mathematical analyses. Simultaneously, constrained placement of the circuit building blocks is performed, by placing the logically related hardware primitives in close proximity to one another by supplying relevant placement constraints in the Xilinx proprietary "User Constraints File". The book covers the implementation of a GUI-based CAD tool named FlexiCore integrated with the Xilinx Integrated Software Environment (ISE) for design automation of platform-specific high-performance arithmetic circuits from user-level specifications. This tool has been used to implement the proposed circuits, as well as hardware implementations of integer arithmetic algorithms where several of the proposed circuits are used as building blocks. Implementation results demonstrate higher performance and superior operand-width scalability for the proposed circuits, with respect to implementations derived through other existing approaches. This book will prove useful to researchers, students, and professionals engaged in the domain of FPGA circuit optimization and implementation.
    電子資源: http://dx.doi.org/10.1007/978-81-322-2520-1
評論
Export
取書館別
 
 
變更密碼
登入