大葉大學圖書館 |

Low-noise low-power design for phase-locked loops[electronic resource] :multi-phase high-performance oscillators /

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
杜威分類號:	621.3815364
書名/作者:	Low-noise low-power design for phase-locked loops : multi-phase high-performance oscillators // by Feng Zhao, Fa Foster Dai.
作者:	Zhao, Feng.
其他作者:	Dai, Fa Foster.
出版者:	Cham : : Springer International Publishing :, 2015.
面頁冊數:	xiii, 96 p. : : ill. (some col.), digital ;; 24 cm.
Contained By:	Springer eBooks
標題:	Phase-locked loops.
標題:	Engineering.
標題:	Circuits and Systems.
標題:	Electronics and Microelectronics, Instrumentation.
標題:	Signal, Image and Speech Processing.
ISBN:	9783319122007 (electronic bk.)
ISBN:	9783319121994 (paper)
內容註:	Introduction -- Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL -- A Wide-Band 0.13um SiGe BiCMOS PLL for X-Band Radar -- Design and Analysis of QVCO with Different Coupling Techniques -- Design and Analysis of a 0.6V QVCO with Capacitive-Coupling Technique -- Conclusions.
摘要、提要註:	This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation. The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage. Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.
電子資源:	http://dx.doi.org/10.1007/978-3-319-12200-7

Low-noise low-power design for phase-locked loops[electronic resource] :multi-phase high-performance oscillators /
Zhao, Feng.

Low-noise low-power design for phase-locked loopsmulti-phase high-performance oscillators /[electronic resource] :by Feng Zhao, Fa Foster Dai. - Cham :Springer International Publishing :2015. - xiii, 96 p. :ill. (some col.), digital ;24 cm.

Introduction -- Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL -- A Wide-Band 0.13um SiGe BiCMOS PLL for X-Band Radar -- Design and Analysis of QVCO with Different Coupling Techniques -- Design and Analysis of a 0.6V QVCO with Capacitive-Coupling Technique -- Conclusions.

This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation. The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage. Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.

ISBN: 9783319122007 (electronic bk.)

Standard No.: 10.1007/978-3-319-12200-7doiSubjects--Topical Terms:

561854
Phase-locked loops.

LC Class. No.: TK7872.P38

Dewey Class. No.: 621.3815364

Low-noise low-power design for phase-locked loops[electronic resource] :multi-phase high-performance oscillators /
LDR:01975nam a2200313 a 4500 001 425438
003 DE-He213
005 20150714150532.0
006 m d
007 cr nn 008maaau
008 151119s2015 gw s 0 eng d
020 $a 9783319122007 (electronic bk.)
020 $a 9783319121994 (paper)
024 7 $a 10.1007/978-3-319-12200-7 $2 doi
035 $a 978-3-319-12200-7
040 $a GP $c GP
041 0 $a eng
050 4 $a TK7872.P38
072 7 $a TJFC $2 bicssc
072 7 $a TEC008010 $2 bisacsh
082 0 4 $a 621.3815364 $2 23
090 $a TK7872.P38 $b Z63 2015
100 1 $a Zhao, Feng. $3 604351
245 1 0 $a Low-noise low-power design for phase-locked loops $h [electronic resource] : $b multi-phase high-performance oscillators / $c by Feng Zhao, Fa Foster Dai.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2015.
300 $a xiii, 96 p. : $b ill. (some col.), digital ; $c 24 cm.
505 0 $a Introduction -- Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL -- A Wide-Band 0.13um SiGe BiCMOS PLL for X-Band Radar -- Design and Analysis of QVCO with Different Coupling Techniques -- Design and Analysis of a 0.6V QVCO with Capacitive-Coupling Technique -- Conclusions.
520 $a This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation. The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage. Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.
650 0 $a Phase-locked loops. $3 561854
650 1 4 $a Engineering. $3 372756
650 2 4 $a Circuits and Systems. $3 463473
650 2 4 $a Electronics and Microelectronics, Instrumentation. $3 463474
650 2 4 $a Signal, Image and Speech Processing. $3 463860
700 1 $a Dai, Fa Foster. $3 604352
710 2 $a SpringerLink (Online service) $3 463450
773 0 $t Springer eBooks
856 4 0 $u http://dx.doi.org/10.1007/978-3-319-12200-7
950 $a Engineering (Springer-11647)