Functional verification of dynamical...
Diessel, Oliver.

 

  • Functional verification of dynamically reconfigurable FPGA-based systems[electronic resource] /
  • 紀錄類型: 書目-語言資料,印刷品 : Monograph/item
    杜威分類號: 621.395
    書名/作者: Functional verification of dynamically reconfigurable FPGA-based systems/ by Lingkan Gong, Oliver Diessel.
    作者: Gong, Lingkan.
    其他作者: Diessel, Oliver.
    出版者: Cham : : Springer International Publishing :, 2015.
    面頁冊數: xxi, 216 p. : : ill., digital ;; 24 cm.
    Contained By: Springer eBooks
    標題: Field programmable gate arrays.
    標題: Engineering.
    標題: Circuits and Systems.
    標題: Processor Architectures.
    標題: Electronic Circuits and Devices.
    ISBN: 9783319068381 (electronic bk.)
    ISBN: 9783319068374 (paper)
    內容註: Introduction -- Verification Challenges -- Modeling Reconfiguration -- Getting Started with Verification -- Case Studies -- References Designs -- Conclusions.-- Appendix A: Bugs Detected in Case Studies -- Appendix B: Inside the ReSim Library -- References.
    摘要、提要註: This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain verification productivity by abstracting away the physical details of the FPGA fabric. Two implementations of the simulation-only layer are included: Extended ReChannel is a SystemC library that can be used to check DRS designs at a high level; ReSim is a library to support RTL simulation of a DRS reconfiguring both its logic and state. Through a number of case studies, the authors demonstrate how their approach integrates seamlessly with existing, mainstream DRS design flows and with well-established verification methodologies such as top-down modeling and coverage-driven verification. Provides researchers with an in-depth understanding of the challenges in verifying dynamically reconfigurable systems and the state-of-the-art methods used to overcome them; Guides engineers with systematic approaches and tools to achieve verification closure in their dynamically reconfigurable projects; Includes a comprehensive set of case studies, with an analysis of real bugs detected in the designs described; Uses tools and techniques compatible with mainstream products (e.g. Xilinx/Altera tools, ModelSim simulator, Verilog/VHDL design language, etc)
    電子資源: http://dx.doi.org/10.1007/978-3-319-06838-1
評論
Export
取書館別
 
 
變更密碼
登入