回首頁 到查詢結果 [ subject:"Data Structures, Cryptology and Information Theory." ]

Timing channels in cryptography[elec...
Bhattacharya, Sarani.

 

  • Timing channels in cryptography[electronic resource] :a micro-architectural perspective /
  • 紀錄類型: 書目-語言資料,印刷品 : Monograph/item
    杜威分類號: 005.82
    書名/作者: Timing channels in cryptography : a micro-architectural perspective // by Chester Rebeiro, Debdeep Mukhopadhyay, Sarani Bhattacharya.
    作者: Rebeiro, Chester.
    其他作者: Mukhopadhyay, Debdeep.
    出版者: Cham : : Springer International Publishing :, 2015.
    面頁冊數: xvii, 152 p. : : ill. (some col.), digital ;; 24 cm.
    Contained By: Springer eBooks
    標題: Data encryption (Computer science)
    標題: Engineering.
    標題: Signal, Image and Speech Processing.
    標題: Data Structures, Cryptology and Information Theory.
    ISBN: 9783319123707 (electronic bk.)
    ISBN: 9783319123691 (paper)
    內容註: An Introduction to Timing Attacks -- Modern Cryptography -- Superscalar Processors, Cache Memories, and Branch Predictors -- Time-Driven Cache Attacks -- Advanced Time-Driven Cache Attacks on Block Ciphers -- A Formal Analysis of Time-Driven Cache Attacks -- Profiled Time-Driven Cache Attacks on Block Ciphers -- Access-Driven Cache Attacks on Block Ciphers -- Branch Prediction Attacks -- Countermeasures for Timing Attacks.
    摘要、提要註: This book deals with timing attacks on software implementations of encryption algorithms. It describes and analyzes various unintended covert timing channels that are formed when ciphers are executed in microprocessors. Modern superscalar microprocessors are considered, which are enabled with features such as multi-threaded, pipelined, parallel, speculative, and out-of-order execution. Various timing attack algorithms are described and analyzed for block ciphers as well as public-key ciphers. The interplay between the cipher implementation, system architecture, and the attack's success is analyzed. Further hardware and software countermeasures are discussed with the aim of illustrating methods to build systems that can protect against these attacks. Discusses various timing attack algorithms in detail allowing readers to reconstruct the attack. Provides several experimental results to support the theoretical analysis provided in the book. Analyzes information leakage from cache memories and branch prediction units in the processor. Examines information leakage models that would help quantify leakage in a covert timing channels.
    電子資源: http://dx.doi.org/10.1007/978-3-319-12370-7
評論
Export
取書館別
 
 
變更密碼
登入